A Novel Method for Optimization of PID/PIDC Controller under Constraints on Phase Margin and Sensitivity to Measurement Noise Based on Non-symmetrical Optimum Method
Keywords:
Frequency domain design, Non-symmetrical optimum, Optimization, Phase margin, Measurement NoiseAbstract
This paper presents a novel method for frequency domain optimization of PID controllers with a series lead-lag filter (PIDC). Optimization procedure is based on maximization of integral gain ki under constraints to sensitivity to measurement noise Mn. The proposed method is based on the non-symmetrical optimum method (NSO) and provides a high degree of non-symmetrical optimum for the given phase margin ϕpfz. Solution to optimization procedure gives parameters of PIDC controller which give the minimum of IAE (Integrated Absolute Error). Efficiency of the proposed method is analyzed on large class of industrial processes.
Downloads
Published
Issue
Section
License
This work is licensed under a Creative Commons Attribution 4.0 International License.
Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution (CC-BY) 4.0 License that allows others to share the work with an acknowledgment of the work’s authorship and initial publication in this journal.
Provided they are the owners of the copyright to their work, authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal’s published version of the work (e.g., post it to an institutional repository, in a journal or publish it in a book), with an acknowledgment of its initial publication in this journal.